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Abstract
Ladder diagram language (LD) is a common programming language in industry to develop
control algorithms of discrete event systems (DESs). Besides, it is one of the five program-
ming languages supported by the International Electrotechnical Commission through the
IEC-61131-3 standard. On the other hand, Petri net (PN) theory is both a graphical and
mathematical tool used to model discrete event systems, particularly in this study, control
lines used in industrial algorithms. Control algorithms in LD are generally developed based
on the experience of control system programmers. Therefore, it is still a relevant problem
how to formalize the current and new control algorithms. In this chapter, are analyzed lines
in LD used more frequently in control algorithms. Additionally, an element-to-element
transformation methodology from a LD program to a PN model is proposed.
Keywords: control algorithms, discrete event systems, ladder diagram language, model,
petri nets
1. Introduction
LD language is one of the five languages contemplated in the standard IEC-61131-3 [1], its use
in the industry is due to its similarity with the electrical diagrams, and its behavior is based
mainly on the electromechanical relay, but LD language also has the capacity to include logical
functions blocks. The others languages are: function block diagram (FBD), instructions list (IL),
structured text (ST) and sequential function char (SFC).
There are two types of control lines that are analyzed and converted into PN structures: the
logical AND, OR, AND-OR, auto-loop and interlocking, which have both discrete inputs and
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outputs. The logic blocks such as timer, counter and comparator have all analog inputs, but
their control output is discrete.
The main motive or need to model the control algorithms in LD is because they are devel-
oped mainly based on the experience of programmers in industrial control [2, 3], so it is
important to propose approaches that help guarantee the safe control algorithms applied in
machines or industrial processes, and the theory of PN [4] allows modeling the basic control
lines used in the LD algorithms. Different approaches have been presented to provide a
solution to analyze, model and simulate control algorithms developed in LD with PN or vice
versa [5–11].
Physical or discrete memory signals can have two states (activated or deactivated, 0 or 1, etc.),
so, we propose a distribution of these signals to PN structure that can model both states, but
only one active at a time. On the other hand, the cyclic operation of PLC generates cyclic
evaluation of the control algorithm in function of the states of physical input and memory
signals. This behavior must be considered to avoid accumulation of tokens in places of PN
structures, for which reason marking conditions are proposed in places that represent physical
or memory outputs of PN structures of control lines in LD. Likewise, cyclic evaluation of
control lines generates the energized and de-energized behavior of coils; therefore, it is also
necessary to restore conditions of PN structures of each control line in LD, conditioning the
marking in function of the input places [12, 13].
To convert control lines with analog inputs, places where their marking is a data (color in
colored Petri nets) are included [9], which may be changing depending on the logic control
algorithm. Conditioned transitions are proposed for their firing depending on the behavior of
the control block in respective LD.
Based on analysis of the control lines, we propose the definition of a PN for discrete event
systems in LD (LDPN), with which PN structures of control lines in LD are generated.
2. Control lines in LD to discrete event systems
The LD language has as its operating principle the behavior of an electromechanical relay, with
the option of including function blocks. The standards IEC-61131-3 define LD like “modeling
networks of simultaneous functioning electromechanical elements, such as relay contacts and coils,
timers, counters, etc.” The control lines analyzed are the logic AND, OR, AND–OR, auto-loop,
interlocking, timers, counters and mathematic comparisons. The first five logical have discrete
inputs and output. Meanwhile in the logical of timers, counters and mathematical compari-
sons have analog inputs and discrete outputs.
The run of control algorithm in PLC is cyclic, and it mainly performs five actions such as
reading of physical inputs, copy status of physical inputs, evaluation of the control algorithm
with previous copy, copy of the status of physical outputs and sending of these statuses to
physical modules.
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2.1. Control lines both discrete inputs and outputs
Figure 1 shows the control line of logic AND, when all contacts In_1, In_2, …, In_n allow
electric power flow, then Out1 coil is energized. Eq. (1) is the model corresponding.
Out1 ¼ In_1&& In_2&&…In_n (1)
Figure 2 shows the control line of logic OR, when any contact In_1, In_2, …, In_n allows
electric power flow, then Out1 coil is energized, its model is stand for the Eq. (2).
Out1 ¼ In_1 k In_2 k…In_n (2)
Figure 3 shows the control line of logic AND–OR. When the contacts In_1, In_2,…, In_n or the
contacts In_1, In_3,…, In_n allow electric power flow, then Out1 coil is energized. Eq. (3) is the
model corresponding.
Out1 ¼ In_1&& In_2&&…In_nð Þ k In_1&& In_3&&…In_nð Þ (3)
Figure 4 shows the control line of logic auto-loop. When the contacts In_1, In_2,…, In_n or the
contacts Out1, In_2, …, In_n allow electric power flow, then Out1 coil is energized. Eq. (4) is
the model corresponding.
Figure 1. Control line of logic AND.
Figure 2. Control line of logic OR.
Figure 3. Control line of logic AND–OR.
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Out1 ¼ In_1&&In_2&&In_nð Þ k Out1&&In_2&&In_nð Þ (4)
Figure 5 shows the control line of logic interlocking, when the contacts In_1, ~Out2, …, In_n
allow electric power flow, then Out1 coil is energized, and it blocks the energizing of Out2 coil.
If Out2 coil is energized first, then Out1 coil cannot be energized. Eq. (5) is the model
corresponding.
Out1 ¼ In_1&&Out2 &&… In_n;Out2 ¼ In_2&&Out1 &&… In_m (5)
2.2. Control lines with analog inputs and discrete output
Figure 6 shows the standard function block of on-delay timer (TON) and its timing diagram of
the functional [1]. The signals Preset_time and Elapsed_time are analog. If the contact In_1
allows electric energy flow, when Elapsed_time adds base time and if Elapsed_time is equal or
greater than Preset_time, then Out1 coil is energized. Eq. (6) depicts the logic model of the block
TON.
If In_1 ¼ 1&&ET ≥PTð Þ, then Out1 ¼ 1 (6)
Restart condition: If In_1 ¼ 0, then ET ¼ 0 and Out1 = 0.
Figure 7 shows the standard function block of off-delay timer (TOF) and its timing diagram of
the functional [1]. If the contact In_1 allows energy power, then the Out1 coil is energized, and
the Elapsed_time variable is set to zero. When the In_1 signal is equal to zero, the Elapsed_time
variable adds base time and if Elapsed_time is equal or greater than Present_time, then Out1 coil
is de-energized. Eq. (7) shows the logic model of block TOF.
If In_1 ¼ 0&&ET ≤PTð Þ, then Out1 ¼ 0 (7)
Restart condition: If In_1 ¼ 1, then ET ¼ 0 and Out1 = 1.
Figure 4. Control line of logic auto-loop.
Figure 5. Control line of logic interlocking.
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Figure 8 shows two counter function blocks: (1) up-counter and (2) down-counter. In both
blocks, the contact In_1 is the pulse to counter, that is and positive transition is detected; if the
contact In_2 allows electric energy flow, then Out1 coil is de-energized, and the Current_value
variable is set to zero in up-counter and to Preset_value in down-counter. In up-counter, if
Current_value is equal or greater than Preset_value, then Out1 coil is energized. In down
counter, if Current_value is equal to zero, then Out1 coil is energized. Eqs. (8) and (9) are logic
models of the counters, respectively.
if In_1 ↑ð Þ, then CV ¼ CVþ 1; if In_2 ¼ 0&&CV ≥PVð Þ, then Out1 ¼ 1 (8)
Restart condition: If In_2 ¼ 1, then CV ¼ 0
if In_1 ↑ð Þ, then CV ¼ CV 1; if In_2 ¼ 0&&CV ≤ 0ð Þ, then Out1 ¼ 1 (9)
Restart condition: If In_2 ¼ 1, then CV ¼ PV:
Figure 6. On-delay timer.
Figure 7. Off-delay timer.
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Figure 9 shows the standard comparison function blocks: a) equal to, b) lower than and c) greater
than. In all the blocks, two analog signals are compared, and depending on result is energized or
de-energized Out1 coil. The logic models, respectively, are specified in Eqs. (10–12).
If Value_1 ¼ Value_2, then Out1 ¼ 1 (10)
If Value_1 < Value_2, then Out1 ¼ 1 (11)
If Value_1 > Value_2, then Out1 ¼ 1 (12)
3. Model of control lines in PN
In this section, the bases of the PN theory are indicated, and the discrete-LDPN network,
which is the basis for generating the PN structures of the control lines in LD, is defined.
Figure 8. Counters. a) Counter up, b) Counter down.
Figure 9. Mathematical comparisons. a) Relation, equal to, b) Relation, lower than, c) Relation, greater than.
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Likewise, the conditions for marking places and triggering transitions are described to model
the cyclical evaluation behavior of the control algorithm in PLC.
3.1. Petri nets
PN are a graphic and mathematic tool mean to modeling DES behavior. Graphically, a PN uses
circles in order to represent places, rectangles to represent transitions and arcs with arrow or
circle to link the inputs and output places with a transition. The relation between places and
transition can be represented mathematically by means of an incidence matrix. For a PN with
n transitions and m places, its incidence matrix A ¼ aij
 
is an integer number matrix
representing the weighting of the input and output arcs; aþij represents the weighting of output
arcs from transitions and aij represents input arcs to transitions. Eq. (13) represents how the
incidence matrix values are obtained.
aij ¼ a
þ
ij  a

ij (13)
To model the dynamic behavior of DES, PN has the state equation, which shows the marking
in the net sequentially from initial marking Mk1 and when applying a firing vector uk to the
transpose of the respective incidence matrix AT , respectively. Eq. (14) shows the relationship
between them.
Mk ¼Mk1 þ A
Tuk (14)
3.2. LDPN: Discrete event systems
In an LD control algorithm, a discrete signal can have n contacts normally open and m contacts
normally closed. The work in [12] shows a representation of discrete signals used in LD to PN,
Figure 10. Distribution of discrete signals in PN.
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which is the base of conversion of control lines that have both discrete inputs and outputs. On
the other hand, evaluation of control algorithm in PLC is cyclical, which generates two impor-
tant conditions to consider in the PN model; the cyclical evaluation in PN would generate
accumulation of marks in the places, and in function of the logic, marking and consuming of
theses in places that represent coils in the LD. This last condition is also necessary to restore
the information of places in PN that represent physical analog signals or memory registers.
Figure 10 shows the distribution of discrete signals in PN, and Eq. (15) its interpretation. Only
one transition can be enabled at a time; if the input place does not have a mark, then the
transition I;O;Bð Þc is enabled for inhibitor arc. Eq. (16) is the generalization of the marking of I,
O y B places.
Ii ¼ I
o
n ∪ I
c
m
 
; Oo ¼ O
o
n ∪O
c
m
 
; Bb ¼ B
o
n ∪B
c
m
 
(15)
where the subscripts n and m are not necessarily equal.
M I;O;Bð Þ ¼
0
1
 
, then
M I;O;Bð Þo ¼ 0 and M I;O;Bð Þc ¼ 1
M I;O;Bð Þo ¼ 1 and M I;O;Bð Þc ¼ 0
 	
(16)
Considering symbols of [3], for a pre-set and post-set of places, are defined:
∗t ¼ p : p; tð Þ∈Ff g, the set of input places of t.
∗t ¼ p : t; pð Þ∈Ff g, the set of output places of t.
For tokens accumulation problem in input places, the Eqs. (17) and (18) are proposed. Both
equations are is in function of the marking of inputs places and of output place. Eq. (17) is for
structures with logic AND, and Eq. (18) for logic OR.
O;Bð Þ t∗ð Þ ¼
Y
M ∗tð Þ ¼ 1&& O;Bð Þ t∗ð Þ ¼ 0
n o
(17)
O;Bð Þ t∗ð Þ ¼
X
M ∗tð Þ ¼ 1&& O;Bð Þ t∗ð Þ ¼ 0
n o
(18)
In the same way, to consume token in output place and restoring conditions of PN structures,
Eqs. (19) and (20) are defined, which are in function of both marking input places and output
places.
RC t∗ð Þ ¼
Y
M ∗tð Þ ¼ 0&& O;Bð Þ t∗ð Þ ¼ 1
n o
(19)
RC t∗ð Þ ¼
X
M ∗tð Þ ¼ 0&& O;Bð Þ t∗ð Þ ¼ 1
n o
(20)
From the above, the ladder diagram Petri net: discrete event systems is defined as it is shown
in Table 1.
Eq. 16 to distribution of signals, Eqs. 17 and 18 to accumulate tokens and Eqs. 19 and 20 to
restart conditions should be evaluated after each marking of the net Mkþ1 to update the
marking of LDPN and simulate cycled behavior of PLC. Marking of input places I is in
function of discrete sensors states.
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LDPN considers the following transition rules to dynamic behavior:
• In initial conditions of LDPN, inhibitor arcs enable transitions and put token in its output
places O and/or B in PN model with both inputs and outputs discrete. In AI places restart
condition of data.
• All output places (O and B) of the PN model are binary, only one can token.
• All transitions enabled should be fired in one some evaluation. To PN model with both
inputs and outputs discrete, transition fired T consume unique token W P;Tð Þ ¼ 1 of each
input place P of Tand put to unique tokenW T;Pð Þ ¼ 1 to each output place T of P. For PN
model with some analog input place and output place discrete, the transition T should be
fired when it satisfies the respective condition (if - then) and put to unique token in each
output place T of P.
• To update, marking should be applied Eqs. 16–20.
3.3. Model of control lines both discrete inputs and outputs
Figure 11 shows the PN model of logic AND, if input places Io1, O
c
3 y B
o
2 have a token, then L1
transition is enabled. The L1 firing puts a token at place O1. When are updates the marking of
input places, the Eq. (17) disables the L1 transition, avoiding a token more in output place O1.
A Discrete-LDPN is a 5-tuple (P, T, W, F, M0), where:
P ¼ I ∪O ∪B ∪AI ∪AR ∪RCf g is a finite set of places, where:
I ¼ I1; I2;…; Iif g is a finite set of places that represent discrete physical inputs,
O ¼ O1;O2;…;Oof g is a finite set of places that represent discrete physical outputs,
B ¼ B1;B2;…;Bbf g is a finite set of places that represent discrete memory signals,
AI ¼ AI1;AI2;…;AIaif g is a finite set of places that represent analog physical inputs,
AR ¼ AR1;ARI2;…;ARarf g is a finite set of places that represent analog memory signals,
RC ¼ RC1;RC2;…;RCrcf g is a finite set of places to restart condition of the nets and its marking it in function of the states
of inputs and outputs of control line type.
T ¼ Ic∣o; ;Oc∣o; ;Bc∣o;L;AI;RC
 
is a finite set of transitions, where:
Ic∣o ¼ Ic∣o1 ; I
c∣o
2 ;…; I
c∣o
i
n o
is a finite set of transitions that have discrete physical inputs,
Oc∣o ¼ Oc∣o1 ;O
c∣o
2 ;…;O
c∣o
o
n o
is a finite set of transitions that have discrete physical outputs,
Bc∣o ¼ Bc∣o1 ;B
c∣o
2 ;…;B
c∣o
b
n o
is a finite set of transitions that have discrete memory signals,
L ¼ L1;L2;…;Llf g is a finite set of transitions that may have places of discrete signals,
AI ¼ AI1;AI2;…;AIaif g is a finite set of transitions that can have discrete and/or analog signals, its fire condition it in
function of mathematics or logics restrictions.
RC¼ RC1;RC2;…;RCrcf g is a finite set of transitions that have input place RC to restart condition of PN structure.
F⊆ P Tð Þ∪ T Pð Þ is a set of arcs.
W ¼ F! 1f g, all weights of the arcs are equal to 1.
M0 ¼
P! 0; 1f g, discrete signal:
P! Z 16 bit integerð Þf g, analog signal:

Table 1. Definition of LDPN: Discrete event systems.
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By Eq. (19), the marking of place RC is in function of both marking input places and output
place.
Figure 12 shows the PNmodel of logic OR, if any input places Ic1, O
o
5 y B
o
2 have a token, then L1,
L2 or L3 transition is enabled, respectively. If the transition enabled is fired, then a token is put
at place O1. When are updates the marking of input places, the Eq. (18) disables the L1, L2 and
L3 transitions, avoiding a toke more in output place O1. By Eq. (20), the marking of place RC is
in function of both marking input places and output place.
Figure 13 shows the PN model of logic AND-OR, output place can get token from L1 or L2
transitions, in function of marking of input places Io1, O
c
3 y B
o
2 or I
o
1, O
c
3 y O
c
7 have a token,
respectively. The L1 or L2 firing puts a token at place O1. When are updates the marking of
input places, the Eqs. (17) and (18) disables the L1 and L2 transitions, avoiding a token more in
output place O1. The marking of place RC is in function of both marking input places of L1 and
L2 transitions and output place O1 based on Eqs. (19) and (20) to restart condition.
Figure 14 shows the PN model of logic auto-loop. In this model, it is necessary that L1
transition to be enabled and fired set a token in the output place O1, enabling theO
o
1 transition,
which consumes the token ofO1 and sets a token in the placeO
o
1 , enabling the L2 and holding a
token inO1. The restart condition of the model auto-loop is in function of the Eqs. (19) and (20).
Figure 12. PN model of logic OR.
Figure 11. PN model of logic AND.
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Figure 15 shows the PN model of logic interlocking. Both places O1 and O2 enable the Oc1 and
Oc2 transitions by the inhibitor arcs, placing a token in input places O
c
1 and O
c
2 of L1 and L2
transitions, respectively. If L1 or L2 transition is firing first disables the other transition by the
inhibitor arc. The restart condition places RC1 and RC2 are in function of Eq. (19).
3.4. Model of control lines with analog inputs and output discrete
Figure 16 shows the PN model of on-delay timer. The BT and PT are variables to determine
base time and preset time, respectively. The marking of the place AI2 is a data analog to store
the sum ET ¼ ETþ BT. The marking of the place O1 is in function of firing of the AI2 transition,
which depends on the condition if I1 ¼ 1&&ET ≥PTð Þ. To restart condition of the places O1
and AI2 are in function of I
c
1.
Figure 14. PN model of logic auto-loop.
Figure 13. PN model of logic AND–OR.
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Figure 17 shows the PN model of logic off-delay timer. The place to restart condition RC and
fire of RC1 is putting a token in output place O1 that is the initial condition of the structure PN.
When the Ic1 transition is fired put a token in place I
c
1, which enables AI1 transition to allow the
sum of time ET ¼ ET þ BT. The fire of AI2 transition is in function of if I1 ¼ 0&&ET ≤PTð Þ, if
Figure 15. PN model of logic interlocking.
Figure 16. PN model of on-delay timer.
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it is fired, then put a token in place AI4, which enables AI3 transition and consumes the token
of place O1.
Figure 18 shows the PN model of logic up-counter and Figure 19 to PN model of logic down-
counter. In both models, the marking of the place Io1 is in function of M I
o
1

 
¼ M I1 ∗tð Þð Þ ¼f
0&&M I1 t∗ð Þð Þ ¼ 0g, which is to detect a positive transition in the marking, respectively. In place
AI1 are added the tokens (positive transition), if CV ≥PVð Þ then AI1 transition is enabled, and its
fire put a token in place O1. If the place RC I
o
2

 
has a token, then it is consumed the token of the
place O1 andCV ¼ 0.
Figure 19 shows the PN model of logic down-counter, which has similar behavior to up-
counter, just that if one token in place Io1 consume one token of place AI1, if CV ≤ 0ð Þ, then the
fire of AI1 transition puts a token in place O1.
Figure 17. PN model of logic off-delay timer.
Figure 18. PN model of logic up-counter.
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Figure 20 shows the PN model of logic of comparisons of two analog places. Enabling and
firing of AI1 is in function of if V1 ¼ V2ð Þ; if V1 < V2ð Þ; if V1 > V2ð Þ; according to the compari-
son. Similarly, the marking of place RC is in function of RC V1 6¼ V2ð Þ; RC V1 ≥V2ð Þ;
RC V1 ≤V2ð Þ, respectively.
4. Example
Figure 21 shows the control algorithm in LD of run of three motors sequentially [14]. The Start
and Stop signals are physical inputs of type pushbutton. The Motor_1, Motor_2 and Motor_3
coils are physical outputs. The IR1, IR2 and IR3 variables are bits of memory. The first control
line is logic of auto-loop, if Start variable is equal to one, then, the IR1 coil is energized and so it
is hold by the contact IR1. It is also energized the Motor_1 coil, and the timer T1 and T2 begin
counting time. In T1, if ET ≥PT, then, the IR2 andMotor_2 coils are energized. In T2, if ET ≥PT,
Figure 19. PN model of logic down-counter.
Figure 20. PN model of logic of comparisons.
Petri Nets in Science and Engineering30
then, the IR3 andMotor_3 coils are energized. If Stop = 1, then, the IR1 coil is de-energized, and
are restart conditions of the control algorithm. Table 2 shows the equivalence of signals in
function of the definition LDPN.
Figure 22 shows the LDPN to control algorithm of run of three motors sequentially. Restart
conditions of the output places are in function of Bc1 by Eq. 19. The restarting condition of place
B1 is in function of input places I1 and I2 by Eqs. 19 and 20. Restart condition places RC2 to RC6
Figure 21. Run of three motors sequentially.
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are in function of the marking Bo1, which are connected from B
c
1
. For complex control algo-
rithms implies a larger graphic LDPN, it is advisable to indicate the marking function of the
places RC. Eq. 21 shows the incidence matrix of the PN model respectively, where the condi-
tioning if-then of transitions for reasons of space, which are indicated on corresponding figures,
is omitted.
Aij ¼
I1 I
o
1 I2 I
c
2 I
c
2 B1 B
o
1 B
o
1 B
o
1 B
o
1 AI1 AI2 AI3 AI4 AI5 AI6 O1 O2 O3 RC1 RC2 RC3 RC4 RC5 RC6
I
o
1
1 1
I
c
2
1 1 1
B
o
1
1 1 1 1 1
B
c
1
1 1 1 1 1 1
L1 1 1 1
L2 1 1 1
L3 1 1
AI1 1 BT ¼ 1ms ETþ BT
AI2 ETþ BT PT ¼ 10
4 1
AI3 1 BT ¼ 1ms ETþ BT
AI4 ETþ BT PT ¼ 2∗10
4 1
RC1 1 1
RC2 1 1
RC3 1 1
RC4 ET 1
RC5 1 1
RC6 ET 1
2
666666666666666666666666666666666666666666666664
3
777777777777777777777777777777777777777777777775
The dynamic behavior of the PN model by run of three motors sequentially is described by the
following marking. Fired the transitions with inhibitor arcs, initial marking M0 is:
M0 ¼
I1 I
o
1 I2 I
c
2 I
c
2 B1 B
o
1 B
o
1 B
o
1 B
o
1 AI1 AI2 AI3 AI4 AI5 AI6 O1 O2 O3 RC1 RC2 RC3 RC4 RC5 RC6
0 0 0 1 1 0 0 0 0 0 1ms 0 104 1ms 0 2∗104 0 0 0 0 1 1 1 1 1
 
(21)
If place I1 has token, which enable the I
o
1
transition, its fire puts a token in the place Io1, which
enabled the L1 transition, its fire puts a token in the place B1. In these conditions, by Eq. (16),
the tokens in places of restarting conditions are consumed; the marking corresponding of
LDPN is shown in Eq. (23).
LD LDPN
Start I1
Stop I2
Motor_1 O1
Motor_2 O2
Motor_3 O3
IR1 B1
IR2 B2
IR3 B3
Table 2. Equivalence of signals of control algorithm in LDPN.
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M1 ¼
I1 I
o
1 I2 I
c
2 I
c
2 B1 B
o
1 B
o
1 B
o
1 B
o
1 AI1 AI2 AI3 AI4 AI5 AI6 O1 O2 O3 RC1 RC2 RC3 RC4 RC5 RC6
0 0 0 0 1 1 0 0 0 0 1ms 0 104 1ms 0 2∗104 0 0 0 0 0 0 0 0 0
 
(22)
In these conditions, the Bo1 transition is enabled, its fire puts a token in four places B
o
1, this
enables L2 transition, its fire puts a new token in the place B1, it disables the fire of L1 and L2
transitions by Eqs. (17) and (18). Another place Bo1 enables L3 transition; its fire puts a token in
Figure 22. PN model of run of three motors sequentially.
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the place O1. The others two places B
o
1 enable AI1 and AI3 transition to add the base time,
respectively. Eq. (24) shows these conditions of LDPN, besides the update marking.
M1 ¼
I1 I
o
1 I2 I
c
2 I
c
2 B1 B
o
1 B
o
1 B
o
1 B
o
1 AI1 AI2 AI3 AI4 AI5 AI6 O1 O2 O3 RC1 RC2 RC3 RC4 RC5 RC6
0 0 0 1 1 1 1 1 1 1 1ms Add 104 1ms Add 2∗104 1 0 0 0 0 0 0 0 0
 
(23)
In these conditions, if ET ≥PT, in both AI2 and AI4 transitions put a token in places O2 and O3,
respectively. When place Io2 has a token enabling the RC1 transition, its fire consumes a token in
the place B1, restarting condition in LDPN.
5. Conclusions
There are two types of control lines for discrete event systems: those with discrete inputs and
outputs, and those with analog inputs and discrete output. Twelve logics that were analyzed
and converted into Petri network models.
For dynamic behavior of the PN model proposed, constraints and equations for marking
places and firing transitions are indicated to consider the problems of mark accumulation and
the restarting condition of the structure PN.
LDPN to discrete event systems allow to model control lines used in LD language, and conse-
quently, control algorithms development in LD, supporting that these are safe and reliable.
Each PN model is independent and can be interconnected in function of the control logic, as
well as, the number of PN model that is needed can be integrated.
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